Abstract: Functionality and cost are two key factors for open architecture machine tools. Dynamic reconfiguration technology provides a method to achieve more functions at low cost. Hardware dynamic reconfiguration is special feature of FPGA devices. In this paper, a dynamic reconfigurable interpolator with linear, circular and NURBS interpolations is presented. The functions of interpolator can be reconfigured during machining. The requirement for logic resource on-chip reduces evidently, which makes it feasible to implement complicated interpolations using a limited area. Experimental results are presented to verify the performance of the dynamic reconfigurable interpolator.
Introduction
To keep pace with the rapidly shifting demands of the marketplace, there are increasing efforts to introduce and implement open architecture machine tools. Open architecture machine tools provide the functionality, flexibility, cost effectiveness and expandability as compared to the traditional closed machine tools (Yoram et al., 1996) . A few novel computer numerical control (CNC) systems were developed for open architecture machine tools. A universal serial bus-based (USB) software CNC system was presented to meet the requirement of openness (Zhang et al., 2003) . But the interface to controller or motor should be designed alone. Luis et al. (2010) proposed an open architecture system based on reconfigurable hardware-software multi-agent platform to fulfill the requirements of reconfiguration for the intelligent machines. To accept standard for the exchange of product model data-numerical control (STEP-NC) data, a modular open architecture CNC system was created to support bidirectional information flow between design and manufacturing chain (Minhat et al., 2009 ). These open architecture CNC system including hardware and software were always implemented by researchers. Potential risks hinder machine tool manufacturers from providing open platforms. They are willing to provide more functional modules or drive cards (Yoram et al., 2013) . However it is difficult for small company or users to implement a system for new demand of the marketplace in short time.
As a critical component of machine tool, open architecture CNC typically implemented its interpolation unit using microprocessor, digital signal processor (DSP) or field programmable gates array (FPGA), to meet the real-time requirements (Oldknow and Yellowley, 2003) . In modern CAD/CAM systems, designers adopt more free-form or contoured geometric shapes for designing and modelling complex parts. The exciting work in real-time curve interpolations mainly assumes the use of curves, such as non-uniform rational B-splines (NURBS). To meet high speed motion control, a motion controller with NURBS interpolation algorithm and infinite impulse response (IIR) control algorithm was developed by using FPGA (Hong et al., 2006) . Tsai et al. (2008) proposed a dynamics-based NURBS interpolator with real-time look-ahead algorithm to generate smooth feedrate profile. By calculating the position deviations of the control points of the setting NURBS path, the interpolator completed the error compensation automatically (Lei and Sung, 2008) . A NURBS interpolator for 5-axis machine tools was proposed to adapt to the high speed machining (Liu et al., 2012) . When dynamics of machine tool, multi-axis or error control is concerned, the designers of machine tools always select software method to implement interpolation. The issue arises from the limited on-chip memory resource and floating point computation power even though it has been testified that parallel computing of FPGA can reduce the cost of time. However the placement of interpolator in PC or workstation does harm to the real time of machine tools (Hong et al., 2006; Lei and Sung, 2008; Liu et al., 2012) .
Dynamic reconfiguration refers to the ability to reconfigure a system at run-time, which is always used to increase real time, reliability and resource utilisation. In this paper we propose a dynamic reconfigurable interpolator for open architecture CNC system. Our contributions are highlighted as follows. The remainder of this paper is organised as follows. Section 2 presents the theories of dynamic reconfiguration based on FPGA. The implementation of the dynamic reconfigurable interpolator is presented in Section 3. In Section 4, the experimental results are reported. Related work is reviewed in Section 5. Finally, conclusions are drawn in Section 6.
Dynamic reconfiguration technology based on FPGA

Partial dynamic reconfiguration
In open architecture machine tools it is expected to modify or replace some specific modules and the left part of system keeps unchanged. It can be implemented by partial dynamic reconfiguration as shown in Figure 1 . A reconfigurable partition is created as a black box. The reconfigurable partition can be divided into a few partial reconfiguration (PR) blocks. The implementation file of initial module is downloaded into one of the PR blocks by system designer. When the users want to modify the function of module, a new user module should be developed firstly, and then is saved into memory as binary file. The user module will be configured into the reconfigurable partition without rebuilding the system. There are two results after dynamic reconfiguration:
1 In route 1, the initial module and the user module coexist in reconfigurable partition. The user binary file is downloaded into a blank PR block. The initial module keeps unchanged.
2 In route 2, the initial module is replaced by user module. Only one PR block is needed whose size should larger than the maximum size of binary file. Partial dynamic reconfiguration only requires the user to know the input(s) and output(s) of module. The time of partial dynamic reconfiguration costs is less than that of full dynamic reconfiguration does. It can be regarded as a safe method to expand functions of system. If there are a few modules with same input(s) and output(s) in a system, their implementation files are saved into memory outside of FPGA. These modules can be reconfigured dynamically and only one of them is running in the reconfigurable partition at the same time. The requirement for on-chip resources of FPGA will be reduced evidently.
Partial dynamic reconfiguration of interpolation algorithms
In this paper, we implement three interpolation algorithms modules to test the application of partial dynamic reconfiguration in open architecture CNC system. The experiment is based on a zedboard with a Xilinx XC7Z020 FPGA. Part of NURBS interpolation is configured into a custom intellectual property (IP) core in FPGA device. DDA linear interpolation and DDA circular interpolation are downloaded into reconfigurable partition alternatively under the control of embedded processor Cortex A9. The scheme of reconfiguration is shown in Figure 2 . The user selects interpolation algorithm for dynamic reconfiguration by the system terminal interface. The result of user selection is sent to Cortex A9 through universal asynchronous receiver/transmitter (UART). The embedded processor reads the binary file of interpolation algorithm from the DDR3 memory. The custom IP receives the command of dynamic reconfiguration through processor configuration access port (PCAP). The binary file of dynamic reconfiguration is written into reconfigurable partition through advanced extensible interface (AXI) bus. The linear interpolation algorithm or the circular interpolation algorithm can be selected by user. The NURBS interpolation algorithm locates in the static logic area and keeps running during dynamic reconfiguration of interpolation algorithms. 
Implementation of dynamic reconfigurable interpolator
To get the real effect of dynamic reconfiguration on open architecture machine tools, an interpolator is developed. The implementation of the dynamic reconfigurable interpolator is carried out on a Xilinx XC7Z020 FPGA device, which contains a dual-core ARM Cortex-A9-based processing system (PS) and programmable logic (PL). The system structure of the interpolator is shown in Figure 3 . The interpolator provides three interpolation algorithms: DDA linear interpolation, DDA circular interpolation and NURBS interpolation. Linear interpolation and circular interpolation are implemented by hardware description language and can be added into or deleted from the interpolator dynamically. NURBS interpolation is designed as static module and keeps running when the system is in power. 
DDA linear interpolation IP core implementation
As shown in Figure 4 , DDA linear interpolation IP core consists of six main blocks:
1 Machining register group that receives the data written from ARM processor through AXI bus.
2 Accumulator that performs the DDA algorithm. When the accumulator of a single axis overflows, a pulse is generated to drive the motor.
3 A divider that transfers the system clock into a suitable clock to drive the accumulator. The factor of the divider is determined by the axis offset of the current interpolation period.
4 Left-shift normaliser, which implements a pulse output in one accumulator period.
5 End point judgment, which informs the ARM processor whether the current interpolation has finished.
6 Acceleration/deceleration block that adjusts the speed of the interpolator smoothly. Since all cores are connected to the same on-chip bus, any microprocessor embedded in the FPGA and attached to the on-chip bus can control the DDA linear interpolation core. 
DDA circular interpolation IP core implementation
DDA circular interpolation IP core is similar to the DDA linear interpolation IP core in structure. In addition there are two items that need further attention:
1 The direction of the circular interpolation: clockwise or anti-clockwise. Different direction generates different symbol of offset. The pin of the pulse outputs should be changed simultaneously.
2 Quadrants where the current interpolation and the next interpolation locate. When they locate in different quadrants, the offset of each axis should be computed carefully.
NURBS interpolation
NURBS interpolation consists of two parts: PS part and PL part. The PS part is implemented by using C++ language. The functional blocks of PS part include the look-ahead interpolation, the speed control and the arc length compensation. Function of each module can be found in our previous study (Ni et al., 2011) . The PL part is implemented by using hardware description languages. The PS part and the PL part communicate through the AXI bus. The main function of the PL part is to generate pulses and to distribute them in an interpolation period uniformly.
Experiments
In this section, comparison of resource requirement is implemented firstly by using FPGA design tools. Then a circle is machined to measure the cost of time and to test the continuity of machining during dynamic reconfiguration. At last the interpolator as part of an open architecture system is tested further.
Resource requirement of dynamic reconfiguration
To illustrate the feature of the dynamic reconfiguration, the required resources of the reconfigurable linear interpolation algorithm and the reconfigurable circular interpolation algorithm on the FPGA are presented in Table 1 . In dynamic reconfiguration the amount of needed resources is the maximum value between the total logic for the linear interpolation algorithm and the total logic for the circular interpolation algorithm. For example, as shown in Table 1 , the needed LUT LUT dr when dynamic reconfiguration for linear interpolation algorithm and circular interpolation algorithm is:
{2,535, 2,399} 2,535.
In static reconfiguration the needed memory LUT sr for linear interpolation algorithm and circular interpolation algorithm is: 
The interpolator based on dynamic reconfiguration technology reduces the size of the FPGA device with the corresponding reduction in cost.
Real time of dynamic reconfiguration
Although it has been shown that the requirement for on-chip resource reduces by adopting dynamic reconfiguration technology, it should be ensured that reconfiguration has no adverse effect on machining. The cost of time and smooth of machining during dynamic reconfiguration are two issues to be tested further. The experimental setup of an X-Y table using a zedboard with a XC7Z020 FPGA device and two servo motors ECMAC30 is utilised for performing dynamic reconfiguration. At first only linear interpolator is downloaded into XC7Z020 and OA line is processed. Then circular interpolator is downloaded instead of linear interpolator and arc AB is machined. At the end the linear interpolator is reprogrammed instead of circular interpolator and line BO is processed. The parameters of the line curve and the circle curve for experiment are shown in Table 2 . The machining parameters are set as:
• feedrate: 1.2 m/min
• acceleration time/deceleration time: 0.3 s
• pulse equivalent: 0.001 mm
• electronic gear proportion: 1:1
• interpolation period: 5 ms. The asterisks in Figure 5 (a) denote the feedback trajectory of the sample points. The density of asterisks is in proportion to the feedrate of machining. In Figure 5 (b) the trajectories in corner A and corner B are enlarged. The trajectories in deceleration before reconfiguration and in acceleration after reconfiguration indicate that the dynamic reconfiguration has not generated disturbance on the machining. The feedrate profile as shown in Figure 5 (c) is smooth. The feedrate of each point is the average value in an interpolation period. For circle curve, the contour error equals the distance between each point feedback and centre point of circle subtracts the radius of circle. For line it is easy to computer the contour error too. The contour error profile of the linear interpolator and the circular interpolator is given in Figure 5 (d). For most of the sampling points the contour errors are less than four pulse equivalents. In another word the output error of the interpolator is less than one positive or negative pulse. Even for some special points, such as the zero-crossing point, the contour errors are less than six pulse equivalents. Therefore it can be concluded that the interpolator works well before and after the dynamic reconfiguration.
To evaluate the real time of the interpolator reconfiguration, a timer is set. The timer works at 100 MHz. In the Xilinx Platform Studio SDK the value of timer reads by the function:
In this experiment the time of the linear interpolator dynamic reconfiguration is 3,518.15 µs whereas the needed time for the circular interpolator dynamic reconfiguration is 3,519.56 µs. Therefore it is feasible to implement dynamic reconfiguration during machining. In this experiment the NURBS interpolator is used to machine the trident. The NURBS interpolator is implemented in static logic of FPGA. The effect of dynamic reconfiguration on the whole system can be revealed by comparing the machining results of before and after reconfiguration. The trident curve is tested under the feedrate command that is equal to 6.0 m/min. The control points, weight vector and knot vector are listed in Table 3 . Figure 7 (a) shows the tool-path generated by the interpolator and the enlarged profile of corner A. The profile of feedrate is shown in Figure 7 (b). These profiles are smooth even at the corners. The results before and after dynamic reconfiguration are almost same and only the result after dynamic reconfiguration is drawn. It can be deduced that dynamic reconfiguration has not generated any adverse effect on the open architecture system. It is a safe method to expand functions of open architecture CNC system by dynamic reconfiguration. Table 3 Parameters setting of trident curve 
